




Enhanced Quad RS-485/RS-422 Line Receivers

- RS-485 or RS-422 Applications
- Quad Differential Line Receivers
- Receiver Output Disable
- -7V to +12V Common Mode Input Range
- 1mA Supply Current
- Single +5V Supply Operation
- Superior Drop-in Replacement for SN75173, SN75175, LTC488 and LTC489
- Improved ESD Specifications:
 ±15kV Human Body Model
 ±15kV IEC1000-4-2 Air Discharge
 ±8kV IEC1000-4-2 Contact Discharge



DESCRIPTION...

The **SP488E** and **SP489E** are low-power quad differential line receivers that meet the specifications of RS-485 and RS-422 serial protocols with enhanced ESD performance. The ESD tolerance has been improved on these devices to over ±15kV for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are superior drop-in replacements to **Sipex's SP488** and **SP489** devices as well as popular industry standards. As with the original versions, the **SP488E** features a common receiver enable control and the **SP489E** provides independent receiver enable controls for each pair of receivers. Both feature wide common-mode input ranges. The receivers have a fail-safe features which forces a logic "1" output when receiver inputs are left floating. Both are available in 16-pin plastic DIP and SOIC packages.



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{CC}	+7V
Input Voltages	
Logic–0.5V to (V	-c +0.5V)
Receiver	
Receiver Output Voltage0.5V to (V	_{cc} +0.5V)
Input Currents	50
Logic	<u>+</u> 25mA
Storage Temperature65°C to	o +150°C
Power Dissipation	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	
Lead Temperature (soldering, 10 sec)	300°C

SPECIFICATIONS

 $V_{\rm CC}$ = 5V±5%; typicals at 25°C; $T_{\rm MIN} \le T_{\rm A} \le T_{\rm MAX}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC CHARACTERISTICS Digital Inputs Voltage					EN, EN, EN,/EN, EN,/EN4
V _L V _H Input Current	2.0		0.8 <u>+</u> 2	Volts Volts μΑ	$0V \le V_{IN} \le V_{CC}$
RECEIVER INPUTS Input Resistance Differential Input Threshold Input Current (A, B)	12 -0.2		+0.2 +1.0 -0.8	kOhm Volts mA mA	$ -7V \le V_{CM} \le 12V \\ -7V \le V_{CM} \le 12V \\ V_{CC} = 0V \text{ or } 5.25V; I_{IN2} \\ V_{IN} = +12V \\ V_{IN} = -7V $
Maximum Data Rate	10		0.0	Mbps	IN — , v
RECEIVER OUTPUTS Output Voltage VoH VoL High Impedance Output Curre	3.5 ent		0.4 <u>±</u> 1	V V μA	$I_{O} = -4\text{mA}; V_{ID} = +0.2\text{V}$ $I_{O} = +4\text{mA}; V_{ID} = -0.2\text{V}$ $0.4\text{V} \le V_{O} \le 2.4\text{V},$ $EN = \emptyset, EN = 1,$ $EN_{1}/EN_{2} = EN_{3}/EN_{4} = \emptyset$
POWER REQUIREMENTS Supply Voltage Supply Current	4.75	5.00 1	5.25 5	Volts mA	No load
ENVIRONMENTAL AND MECHANICAL					
Operating Temperature -C -E Storage Temperature Package P	0 -40 -65	pin Plastic	+70 +85 +150	.c .c .c	
T	1	6–pin SO 	IC 		




Figure 1. Timing Test Circuit

$\begin{array}{c|c} S_1 & 1k\Omega \\ \hline \\ C_L & \downarrow \\ \hline \\ 1k\Omega \\ \hline \\ S_2 & \downarrow \\ \end{array}$

Figure 2. Enable/Disable Timing Test Circuit

SP488 PINOUT

Pin 1 — RI₁B — Receiver 1 input B.

Pin 2 — RI₁A _ Receiver 1 input A.

Pin 3 — RO₁ — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_1A > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN — Receiver Output Enable. Please refer to **SP488E** *Truth Table* (1).

Pin 5 — RO_2 — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI₂A — Receiver 2 input A.

Pin 7 — RI₂B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.


Pin 9 — RI₃B — Receiver 3 input B.

Pin 10 — RI₃A — Receiver 3 input A.

Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12—EN—Receiver Output Enable. Please refer to **SP488E** *Truth Table* (1).

PINOUT



Pin 13 — RO_4 — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 — RI₄A — Receiver 4 input A.

Pin 15 — RI₄B — Receiver 4 input B.

Pin 16 — Supply Voltage V_{CC} — 4.75V $\leq V_{CC} \leq$ 5.25V.

SP489E PINOUT

Pin 1 — RI₁B — Receiver 1 input B.

Pin 2 — RI₁A — Receiver 1 input A.

Pin 3 — RO₁ — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_{IA} > RI_{I}B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_{I}A < RI_{I}B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN1/EN2 — Receiver 1 and 2 Output Enable. Please refer to **SP489E** *Truth Table* (2).

Pin 5 — RO_2 — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI₂A — Receiver 2 input A.

Pin 7 — RI₂B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.

DIFFERENTIAL	ENA	OUTPUT	
A – B	EN	EN	RO
V _{ID} ≥ 0.2V	H X	X L	H
-0.2V < V _{ID} < +0.2V	H X	X L	X X
V _{ID} ≤ 0.2V	H X	X L	L L
Х	L	Н	Hi–Z

Table 1. SP488E Truth Table

Pin 9 — RI₃B — Receiver 3 input B.

Pin 10 — RI₃A — Receiver 3 input A.

Pin 11 — RO_3 — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12 — EN3/EN4 — Receiver 3 and 4 Output Enable. Please refer to **SP489E** *Truth Table* (2).

Pin 13 — $\mathrm{RO_4}$ — Receiver 4 Output — If Receiver 4 output is enabled, if $\mathrm{RI_4A} > \mathrm{RI_4B}$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $\mathrm{RI_4A} < \mathrm{RI_4B}$ by 200mV, Receiver 4 output is low.

Pin 14 — RI₄A — Receiver 4 input A.

Pin 15 — RI₄B — Receiver 4 input B.

Pin 16 — Supply Voltage V_{CC} — $4.75V \le V_{CC} \le 5.25V$.

FEATURES...

The **SP488E** and **SP489E** are low–power quad differential line receivers meeting RS-485 and RS-422 standards. The **SP488E** features active high and active low common receiver enable controls; the **SP489E** provides independent, active high receiver enable controls for each pair of receivers. Both feature tri–state outputs and a -7V to +12V common–mode input range permitting a ±7V ground difference between devices on the communications bus. The **SP488E/489E** are equipped with a fail–safe feature which forces a logic high at the receiver output when the input is left floating. Data rates up to 10Mbps are supported. Both are available in 16-pin plastic DIP and SOIC packages.

DIFFERENTIAL	ENABLES	OUTPUT
A – B	EN ₁ /EN ₂ or EN ₃ /EN ₄	RO
V _{ID} ≥ 0.2V	н	Н
-0.2V < V _{ID} < +0.2V	н	х
V _{ID} ≤ 0.2V	Н	L
Х	L	Hi–Z

Table 2. SP489E Truth Table

 $\rm V_{\rm CC}$ = 5V±5%; typicals at 25°C; $\rm T_{\rm AMB}$ = 25°C unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY					
Receiver Input to Output					C ₁ = 15pF; <i>Figure 1, 3</i>
Low to HIGH (t _{PLH})		45	60	ns	
High to LOW (t _{PHL})		45	60	ns	
Differential Receiver Skew (t _s	_{KD})	5		ns	$\mathbf{t}_{SKD} = \left \mathbf{t}_{PHL} - \mathbf{t}_{PLH} \right $
RECEIVER ENABLE					
To Output HIGH		30	60	ns	$C_L = 15pF$; Figures 2 and 4
To Output LOW		35	60	ns	(\$2 closed) CL = 15pF; <i>Figures 2 and 4</i> (\$1 closed)
RECEIVER DISABLE					
From Output LOW		35	60	ns	CL = 15pF; <i>Figures 2 and 4</i> (S1 closed)
From Output HIGH		30	60	ns	CL = 15pF; Figures 2 and 4 (S2 closed)




Figure 3. Receiver Propagation Delays




Figure 4. Receiver Enable/Disable Timing




Figure 5. ESD Test Circuit for Human Body Model




Figure 6. ESD Test Circuit for IEC1000-4-2

ESD TOLERANCE

The **SP488E** and **SP489E** devices incorporate ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ± 15 kV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 5*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside

environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 6*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.




Figure 7. ESD Test Waveform for IEC1000-4-2

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD

potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred onto the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.


The circuit model in *Figures 5 and 6* represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.


For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5kW an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330W an 150pF, respectively.

The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

DEVICE PIN TESTED	HUMAN BODY MODEL	Air Discharge	IEC1000-4-2 Direct Contact	Level
Driver Outputs	±15kV	±15kV	<u>+</u> 8kV	4
Receiver Inputs	±15kV	±15kV	<u>+</u> 8kV	4

Table 3. Transceiver ESD Tolerance Levels





ORDERING INFORMATION

Quad RS485 Receivers:

Enable/Disable	Temperature Range	Package
Common; active Low and Active High	n 0°C to +70°C	16-pin Plastic DIP
Common; active Low and Active High	n 0°C to +70°C	16-pin SOIC
Common; active Low and Active High	n40°C to +85°C	16-pin Plastic DIP
Common; active Low and Active High	n40°C to +85°C	16–pin SOIC
One per driver pair; active High	0°C to +70°C	16-pin Plastic DIP
One per driver pair; active High	0°C to +70°C	16-pin SOIC
One per driver pair; active High	–40°C to +85°C	16-pin Plastic DIP
One per driver pair; active High	–40°C to +85°C	16-pin SOIC
	Common; active Low and Active High One per driver pair; active High	Enable/Disable

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700

FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.